summaryrefslogtreecommitdiff
path: root/jni/ruby/vm_exec.c
diff options
context:
space:
mode:
authorJari Vetoniemi <jari.vetoniemi@indooratlas.com>2020-03-16 18:49:26 +0900
committerJari Vetoniemi <jari.vetoniemi@indooratlas.com>2020-03-30 00:39:06 +0900
commitfcbf63e62c627deae76c1b8cb8c0876c536ed811 (patch)
tree64cb17de3f41a2b6fef2368028fbd00349946994 /jni/ruby/vm_exec.c
Fresh start
Diffstat (limited to 'jni/ruby/vm_exec.c')
-rw-r--r--jni/ruby/vm_exec.c170
1 files changed, 170 insertions, 0 deletions
diff --git a/jni/ruby/vm_exec.c b/jni/ruby/vm_exec.c
new file mode 100644
index 0000000..479c60a
--- /dev/null
+++ b/jni/ruby/vm_exec.c
@@ -0,0 +1,170 @@
+/* -*-c-*- */
+/**********************************************************************
+
+ vm_exec.c -
+
+ $Author: hsbt $
+
+ Copyright (C) 2004-2007 Koichi Sasada
+
+**********************************************************************/
+
+#include <math.h>
+
+#if VM_COLLECT_USAGE_DETAILS
+static void vm_analysis_insn(int insn);
+#endif
+
+#if VMDEBUG > 0
+#define DECL_SC_REG(type, r, reg) register type reg_##r
+
+#elif defined(__GNUC__) && defined(__x86_64__)
+#define DECL_SC_REG(type, r, reg) register type reg_##r __asm__("r" reg)
+
+#elif defined(__GNUC__) && defined(__i386__)
+#define DECL_SC_REG(type, r, reg) register type reg_##r __asm__("e" reg)
+
+#elif defined(__GNUC__) && defined(__powerpc64__)
+#define DECL_SC_REG(type, r, reg) register type reg_##r __asm__("r" reg)
+
+#else
+#define DECL_SC_REG(type, r, reg) register type reg_##r
+#endif
+/* #define DECL_SC_REG(r, reg) VALUE reg_##r */
+
+#if VM_DEBUG_STACKOVERFLOW
+NORETURN(static void vm_stack_overflow_for_insn(void));
+static void
+vm_stack_overflow_for_insn(void)
+{
+ rb_bug("CHECK_VM_STACK_OVERFLOW_FOR_INSN: should not overflow here. "
+ "Please contact ruby-core/dev with your (a part of) script. "
+ "This check will be removed soon.");
+}
+#endif
+
+#if !OPT_CALL_THREADED_CODE
+static VALUE
+vm_exec_core(rb_thread_t *th, VALUE initial)
+{
+
+#if OPT_STACK_CACHING
+#if 0
+#elif __GNUC__ && __x86_64__ && !defined(__native_client__)
+ DECL_SC_REG(VALUE, a, "12");
+ DECL_SC_REG(VALUE, b, "13");
+#else
+ register VALUE reg_a;
+ register VALUE reg_b;
+#endif
+#endif
+
+#if defined(__GNUC__) && defined(__i386__)
+ DECL_SC_REG(VALUE *, pc, "di");
+ DECL_SC_REG(rb_control_frame_t *, cfp, "si");
+#define USE_MACHINE_REGS 1
+
+#elif defined(__GNUC__) && defined(__x86_64__)
+ DECL_SC_REG(VALUE *, pc, "14");
+# if defined(__native_client__)
+ DECL_SC_REG(rb_control_frame_t *, cfp, "13");
+# else
+ DECL_SC_REG(rb_control_frame_t *, cfp, "15");
+# endif
+#define USE_MACHINE_REGS 1
+
+#elif defined(__GNUC__) && defined(__powerpc64__)
+ DECL_SC_REG(VALUE *, pc, "14");
+ DECL_SC_REG(rb_control_frame_t *, cfp, "15");
+#define USE_MACHINE_REGS 1
+
+#else
+ register rb_control_frame_t *reg_cfp;
+ VALUE *reg_pc;
+#endif
+
+#if USE_MACHINE_REGS
+
+#undef RESTORE_REGS
+#define RESTORE_REGS() \
+{ \
+ REG_CFP = th->cfp; \
+ reg_pc = reg_cfp->pc; \
+}
+
+#undef REG_PC
+#define REG_PC reg_pc
+#undef GET_PC
+#define GET_PC() (reg_pc)
+#undef SET_PC
+#define SET_PC(x) (reg_cfp->pc = REG_PC = (x))
+#endif
+
+#if OPT_TOKEN_THREADED_CODE || OPT_DIRECT_THREADED_CODE
+#include "vmtc.inc"
+ if (UNLIKELY(th == 0)) {
+ return (VALUE)insns_address_table;
+ }
+#endif
+ reg_cfp = th->cfp;
+ reg_pc = reg_cfp->pc;
+
+#if OPT_STACK_CACHING
+ reg_a = initial;
+ reg_b = 0;
+#endif
+
+ first:
+ INSN_DISPATCH();
+/*****************/
+ #include "vm.inc"
+/*****************/
+ END_INSNS_DISPATCH();
+
+ /* unreachable */
+ rb_bug("vm_eval: unreachable");
+ goto first;
+}
+
+const void **
+rb_vm_get_insns_address_table(void)
+{
+ return (const void **)vm_exec_core(0, 0);
+}
+
+#else /* OPT_CALL_THREADED_CODE */
+
+#include "vm.inc"
+#include "vmtc.inc"
+
+const void **
+rb_vm_get_insns_address_table(void)
+{
+ return (const void **)insns_address_table;
+}
+
+static VALUE
+vm_exec_core(rb_thread_t *th, VALUE initial)
+{
+ register rb_control_frame_t *reg_cfp = th->cfp;
+
+ while (1) {
+ reg_cfp = ((rb_insn_func_t) (*GET_PC()))(th, reg_cfp);
+
+ if (UNLIKELY(reg_cfp == 0)) {
+ break;
+ }
+ }
+
+ if (th->retval != Qundef) {
+ VALUE ret = th->retval;
+ th->retval = Qundef;
+ return ret;
+ }
+ else {
+ VALUE err = th->errinfo;
+ th->errinfo = Qnil;
+ return err;
+ }
+}
+#endif